## Case study: System optimization of FPGA-accelerated FIR application

Junning Fan UNSW Sydney

0

### Interface protocols in HLS

- The IO ports are defined with INTERFACE pragma:
  - applied on each argument of the synthesised function
    - Special case: **port =return** for the return value, as well as control signals
    - E.g. **#pragma INTERFACE s\_axilite port=a**
- Generates data ports or AXI-compliant IO ports:
  - ap\_none/ap\_vld: data port
  - s\_axi/s\_axilite: AXI memory mapped ports
  - axis: AXI-stream streaming port
  - Offer different IO throughput, latency and resource overhead.

## Burst/Streaming vs AXI-Lite

- AXI-Lite takes at least 3 clock cycles to transmit a word:
  - 1<sup>st</sup> Clock: Master send read request, read address
  - 2<sup>nd</sup> Clock: Slave presents data lines, assert read data valid
  - 3<sup>rd</sup> Clock: Master acknowledges the read by asserting data ready
- In bursting AXI-4 or streaming AXI-Stream:
  - Burst: Multiple words can be transmitted with only 1 addressing cycle
  - Streaming: No memory addressing
  - Much higher throughput

# Function-wide pipelining

- PIPELINE pragma can be applied to a function body:
  - Pipeline all the operations in a function body
  - Same syntax as pipelining loops
  - Pipelining a function unrolls all loops in the function

### HLS code for FIR

```
#define TAP_DEPTH 128
void fir(float* input, float* output, float
weights[TAP_DEPTH]) {
   static float shift_reg[TAP_DEPTH] = {};
   float acc = 0;
   TDL:for(int i = TAP_DEPTH-1; i >= 1; --i) {
       shift reg[i] = shift reg[i-1];
   shift_reg[0] = *input;
   MAC:for(int i = 0; i < TAP_DEPTH; ++i) {</pre>
       acc += shift_reg[i] * weights[i];
   *output = acc;
```

#### Default HLS implementation with AXI-Lite interface



## HLS pragma for baseline FIR

#### Y ≜ tir

% HLS INTERFACE s\_axilite port=return

input

% HLS INTERFACE s\_axilite port=input

output

% HLS INTERFACE s\_axilite port=output

weights

% HLS INTERFACE s\_axilite port=weights

- Implement the input port as AXI-Lite (low performance without bursting)
- Implement the output port as AXI-Lite (low performance without bursting)
- Implement the interface of weights memory as AXI-Lite (low performance without bursting)

#### Pipelined HLS implementation with AXI-Lite interface



## HLS pragma for pipelined FIR w/o bursting IO

#### ∽ ● fir

% HLS INTERFACE s\_axilite port=return % HLS PIPELINE II=3

- input
- % HLS INTERFACE s\_axilite port=input
- output
- % HLS INTERFACE s\_axilite port=output
- weights
- % HLS ARRAY\_PARTITION variable=weights complete dim=1
- % HLS INTERFACE s\_axilite port=weights
- ×11 shift\_reg
- % HLS ARRAY\_PARTITION variable=shift\_reg complete dim=1
- 🕴 TDL
- MAC 🕅

Pipelines the function with initialize interval of 3

Partition the array to support simultaneous read/write in the unrolled loops

#### Pipelined HLS implementation with AXI-Stream interface



Special IO data for streaming in Vivado HLS

## HLS code for streaming,pipelining FIR

Control signal for streaming IO type

```
ap uint<1> last;} io_type_t;
void firOptimized(hls::stream<fir type t>& input,
hls::stream<io type t>& output stream, fir type t
weights[TAP DEPTH]) {
           static fir type t shift reg[TAP DEPTH];
           fir type t acc = 0;
           shift loop: for(int i = TAP DEPTH-1; i >= 1; --i) {
           shift_reg[i] = shift_reg[i-1];
     shift reg[0] = input.read();
     mac loop: for(int i = 0; i < TAP DEPTH; ++i) {</pre>
           acc += shift reg[i] * weights[i];
     io type toutput;
     output.val = acc;
     static ap uint<7> counter = 0;
     if (counter++ == TAP DEPTH-1) {
           output.last = 1;
     } else {
           output.last = 0;
     output stream.write(output);
```

typedef struct {

fir type t val;

## HLS pragma for pipelined FIR with streaming

% HLS INTERFACE ap\_ctrl\_none port=return

input

% HLS INTERFACE axis register both port=input

output\_stream

% HLS INTERFACE axis register both port=output\_stream

weights

% HLS ARRAY\_PARTITION variable=weights complete dim=1

% HLS INTERFACE s\_axilite port=weights

\*Il shift\_reg

% HLS ARRAY\_PARTITION variable=shift\_reg complete dim=1

✓ ₩ shift\_loop

% HISHNROH

AXI-stream interface



## Resource Utilization

	Baseline	Pipe w/o burst	Pipe with stream
LUT	752	25321	28425
FF	613	38809	41534
DSP	5	215	215
Relative throughput	0.337	5.48	22.9

## Relative throughput



## Takeaway messages 1

- Programmable logic implementation does NOT guarantee speed-up
- Pipelined/unrolled implementation can result in very large circuit

## Bottleneck of each design

- Types of bottleneck?
- Compute-bound or IO bound?
- Identify bottlenecks of each design
  - Hint: compute the bandwidth needed for a design to run at full speed
- Assume:
  - Frequency of 160MHz





- Bandwidth needed:  $\frac{4}{2256} *$ 160 \* 10<sup>6</sup> = 283.687 KBps
- Computebound





- Bandwidth needed:  $\frac{4}{3} *$  $160 * 10^{6} =$ 213.3MBps
- IO-bound



J,

#### Pipelined HLS with AXI-Stream

- Bandwidth needed:  $\frac{4}{3} * 160 * 10^{6} =$ 213.3MBps
- Sub-optimal software implementation





## Takeaway messages 2

- The IO interface should be chosen carefully to meet the bandwidth requirement of HLS designs
- PS system (software and DDR) should be able to feed data fast enough to PL system

## Thank you!