Case study: System optimization of FPGA-accelerated FIR application

Junning Fan UNSW Sydney

Interface protocols in HLS

- The IO ports are defined with INTERFACE pragma:
	- applied on each argument of the synthesised function
		- Special case: **port =return** for the return value, as well as control signals
		- E.g. **#pragma INTERFACE s_axilite port=a**
- Generates data ports or AXI-compliant IO ports:
	- ap_none/ap_vld: data port
	- s_axi/s_axilite: AXI memory mapped ports
	- axis: AXI-stream streaming port
	- **Offer different IO throughput, latency and resource overhead.**

Burst/Streaming vs AXI-Lite

- AXI-Lite takes at least 3 clock cycles to transmit a word:
	- 1st Clock: Master send read request, read address
	- 2nd Clock: Slave presents data lines, assert read data valid
	- 3rd Clock: Master acknowledges the read by asserting data ready
- In bursting AXI-4 or streaming AXI-Stream:
	- Burst: Multiple words can be transmitted with only 1 addressing cycle
	- Streaming: No memory addressing
	- **Much higher throughput**

Function -wide pipelining

- PIPELINE pragma can be applied to a function body:
	- Pipeline all the operations in a function body
	- Same syntax as pipelining loops
	- Pipelining a function unrolls all loops in the function

HLS code for FIR

```
#define TAP_DEPTH 128
void fir(float* input, float* output, float
weights[TAP_DEPTH]) {
   static float shift_reg[TAP_DEPTH] = {};
   float acc = 0;
   TDL:for(int i = TAP_DEPTH-1; i >= 1; --i) {
      shift reg[i] = shift reg[i-1];
   }
   shift_{reg[0]} = *input;MAC:for(int i = 0; i < TAP_DEPTH; ++i) {
      acc += shift_reg[i] * weights[i];
   }
   *output = acc;
}
```

$$
\mathbb{Q}_{\mathbb{S}}^{\prime}
$$

Default HLS implementation with AXI-Lite interface

HLS pragma for baseline FIR

tır

% HLS INTERFACE s_axilite port=return

 \bullet input

% HLS INTERFACE s_axilite port=input

output

% HLS INTERFACE s_axilite port=output

 \bullet weights

% HLS INTERFACE s axilite port=weights

- Implement the input port as AXI-Lite (low performance without bursting)
- Implement the output port as AXI-Lite (low performance without bursting)
- Implement the interface of weights memory as AXI-Lite (low performance without bursting)

Pipelined HLS implementation with AXI-Lite interface

HLS pragma for pipelined FIR w/o bursting IO

\vee \bullet fir

% HLS INTERFACE s_axilite port=return % HLS PIPELINE II=3

- \bullet input
- % HLS INTERFACE s_axilite port=input
- \bullet output
- % HLS INTERFACE s_axilite port=output
- \bullet weights
- % HLS ARRAY PARTITION variable=weights complete dim=1
- % HLS INTERFACE s axilite port=weights
- *xII* shift reg
- % HLS ARRAY PARTITION variable=shift reg complete dim=1
- ^罪 TDL
- ^評 MAC

Pipelines the function with initialize interval of 3

Partition the array to support simultaneous read/write in the unrolled loops

Pipelined HLS implementation with AXI-Stream interface

Special IO data for streaming in Vivado HLS

HLS code for streaming,pipelining FIR

Control signal for streaming IO type

```
ap uint < 1 > last;} io_type_t;
void firOptimized(hls::stream<fir_type_t>& input, 
hls::stream<io_type_t>& output_stream, fir_type_t
weights[TAP_DEPTH]) {
           static fir_type_t shift_reg[TAP_DEPTH];
           fir type t acc = 0;
           shift_loop: for(int i = TAP_DEPTH-1; i >= 1; --i) {
           shift reg[i] = shift reg[i-1];
      }
     shift reg[0] = input.read();
     mac loop: for(int i = 0; i < TAP DEPTH; ++i) {
           acc += shift reg[i] * weights[i];
      }
     io type t output;
     output.val = acc;
     static ap uint < 7 counter = 0;
     if (counter++ == TAP_DEPTH-1) {
           output. last = 1;
     } else {
           output. last = 0;
      }
     output_stream.write(output);
}
```
typedef struct {

fir_type_t val;

HLS pragma for pipelined FIR with streaming

% HLS INTERFACE ap_ctrl_none port=return

 \bullet input

% HLS INTERFACE axis register both port=input

• output stream

% HLS INTERFACE axis register both port=output stream

 \bullet weights

% HLS ARRAY_PARTITION variable=weights complete dim=1

% HLS INTERFACE s axilite port=weights

^{x[]} shift reg

% HLS ARRAY PARTITION variable=shift reg complete dim=1

 \vee * shift loop

% HIS UNROLL

AXI-stream interface

Resource Utilization

Relative throughput

Takeaway messages 1

- Programmable logic implementation does NOT guarantee speed-up
- Pipelined/unrolled implementation can result in very large circuit

Bottleneck of each design

- Types of bottleneck?
- Compute-bound or IO bound?
- Identify bottlenecks of each design
	- Hint: compute the bandwidth needed for a design to run at full speed
- Assume:
	- Frequency of 160MHz

- · Bandwidth reeded: $\frac{4}{2256}$ *
160 * 10⁶ = 283.687 KBps
- Computebound

Pipelined HLS with AXI-Lite

- · Bandwidth needed: $\frac{4}{3}$ *
160 * 10⁶ = 213.3MBps
- · IO-bound

Pipelined HLS with AXI-Stream

- Bandwidth needed: $\overline{4}$ 3 $* 160 * 10^6 =$ 213.3MBps
- Sub-optimal software implementation

 ~ 00

Takeaway messages 2

- The IO interface should be chosen carefully to meet the bandwidth requirement of HLS designs
- PS system (software and DDR) should be able to feed data fast enough to PL system

Thank you!