<u>22T2 COMP4601 Week 2 Lab Hand-in exercises</u> (Notes and questions on PP4FPGAs – Chapter 2 exercises)

## Prior to commencing the lab in Week 2, we assume that you have configured your lab environment and to have completed Ch. 2 of the 2020.1 Vivado HLS Tutorial.

During Week 2, you are expected to complete the indicated sections of Chapters 3 & 4 of the 2020.1 Vivado HLS Tutorial and to carry out selected exercises from Ch. 2 of the text. Your answers to indicated exercises should be submitted in PDF format by 5pm Monday 13 June using the Week 2 lab submission link on the course website.

This hand-in is worth 10% of your mark in the course.

Completing the exercises below should take 2 - 3 hours after you have completed Chs 2 - 4 of the Vivado HLS Tutorial.

## **Exercises**

1. Complete the exercise at the end of Sec 2.5 on page 38 of the text.

The code from Figure 2.1 is contained in the design file fir11\_initial.c<sup>1</sup>. A recommended method for completing the exercise follows:

- a. Copy fir11\_initial.c to fir11\_sec2\_5.cpp in a project directory on your
  C: drive, C:\comp4601\lab2, say. Note that the file type needs to be changed to C++ in order to be able to include and use the ap\_int.h header file.
- b. Create a new Vivado HLS project named sec2\_5 in C:\comp4601\lab2, add the fir11\_sec2\_5.cpp file and top function fir; set the target clock period to 10ns and select the part xc7z020clg484-1, which is the device you have access to in the course.
- c. Synthesize the design (Run C synthesis) to obtain the synthesis results.
- d. Create a new solution for each target clock frequency, copying all other design criteria over from solution1 (the previous solution).
- e. Re-synthesize the design.
- f. Repeat steps d. and e. until all 10 solutions have been created.
- g. Compare the solutions and examine the schedule for any designs you find interesting by setting the active solution in the Project menu and selecting the analysis perspective.
- h. Note that there are options to export individual or compared synthesis results for printing at the bottom of each report.
- i. Discuss trends and notable features of the results you have obtained in your hand-in for this week's lab. In terms of latency and utilization, which solutions would you regard as best? Describe the factors influencing the estimated clock period as the target clock period is varied.

<sup>&</sup>lt;sup>1</sup> The design files from the text are included in a zip file that can be accessed from the Overview section of the Lectures page of the course website.

2. Complete the exercise at the end of Sec 2.6 on page 38 of the text.

Create a copy of fir11\_initial.c to fir11\_sec2\_6.cpp in C:\comp4601\lab2.

Note that the creation of a project for this exercise can be streamlined once you have completed Ex 1. above. You will find a file named script.tcl in C:\comp4601\lab2\sec2\_5\solution1 - this file can be edited to create a .tcl file like you have already used in the Vivado Tutorial. Copy script.tcl to C:\comp4601\lab2 and edit it to change the name of the project to sec2\_6 and the name of the file to be added to fir11\_sec2\_6.cpp. Comment out the synthesis and export commands and add an exit command to the end of the file.

```
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
open project sec2 6
set top fir
add files fir11 sec2 6.cpp
open_solution "solution1"
set_part {xc7z020clg484-1}
create clock -period 10 -name default
#source "./sec2 5/solution1/directives.tcl"
#csim design
#csynth_design
#cosim_design
#export_design -format ip_catalog
exit
```

This .tcl file can now be run in the Vivado HLS command prompt using the command vivado\_hls -f script.tcl. This command can even be run while the Vivado HLS Tool is open. Once you have run the script in the command window, you can File $\rightarrow$ Close Project and Open the project sec2\_6 in the Vivado HLS Tool in a streamlined manner.

To reiterate the steps for carrying out the exercise:

- a. Open the source code when you enter the project
- b. Synthesize the design to obtain baseline results
- c. Create a new solution
- d. Replace the Shift\_Accum\_Loop code with the code from fir11\_ifelse.c
- e. Resynthesize the design
- f. Compare the synthesis results
- g. Check the schedules for both designs
- h. Describe and explain the results you have obtained in your hand-in for this week's lab.

3. Complete the exercise in the middle of Sec 2.7 on page 39 of the text.

Follow a similar method as described for Ex. 2 steps a – h above. Since you will be editing the code, create a fresh copy of fir11\_initial.c named fir11\_sec2\_7.cpp. Edit script.tcl to set up the new project for this exercise.

Instead of the instructions in step 2.d, replace the Shift\_Accum\_Loop code with the code from fir11\_partition.c.

In your hand-in for this week's lab, compare the implementations before and after loop fission. Explain the difference in performance. How does the resource utilization change, and why?

4. Complete the exercise on unrolling the TDL loop in the middle of page 41 of the text.

This exercise makes use of the modified copy of fir11\_sec2\_7.cpp that results after the Shift\_Accum\_Loop code has been replaced with the code from fir11\_partition.c. You may wish to name this copy fir11\_sec2\_8.cpp

Synthesize the baseline solution, and then create three new solutions, using unroll factors of 4, 8 and complete on the TDL loop. Add the **unroll** directive to the directive file, not the source file.

Create another solution that unrolls the TDL loop completely and adds an **array\_partition** directive with complete partitioning of variable shift\_reg.

Check the schedules for each solution and include a description and explanation of your results in your hand-in for this week's lab.

- 5. In the spirit of the exercise at the end of Sec 2.8 on page 43, create a new solution for the code from Ex. 4 above. Unroll the MAC loop completely and observe the synthesis results and the schedule. What is the impact on the resource utilization vis-à-vis the baseline case from Ex 4? How does the performance change? Describe and explain your observations in the hand-in for this week's lab.
- 6. Complete the exercise on loop pipelining described on page 45. Check the estimated loop latency for each solution in the synthesis report. Report your findings in the hand-in for this week's lab.